


Features


- Enhancement mode
- Very low on-resistance
- VitoMOS[®] II Technology
- Fast Switching and High efficiency
- 100% Avalanche test

V_{DS}	30	V
$R_{DS(on),TYP@ V_{GS}=10V}$	1.1	mΩ
$R_{DS(on),TYP@ V_{GS}=4.5V}$	1.6	mΩ
$I_D(\text{Silicon Limited})$	205	A
$I_D(\text{Package Limited})$	200	A

PDFN5x6



Part ID	Package Type	Marking	Packing
VS3603GPMT	PDFN5x6	3603GPMT	3000PCS/Reel



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	30	V
V_{GS}	Gate-Source voltage	± 20	V
I_S	Diode continuous forward current	$T_C = 25^\circ\text{C}$	205 A
I_D	Continuous drain current @ $V_{GS}=10V$ (Silicon limited)	$T_C = 25^\circ\text{C}$	205 A
I_D	Continuous drain current @ $V_{GS}=10V$ (Silicon limited)	$T_C = 100^\circ\text{C}$	129 A
I_D	Continuous drain current @ $V_{GS}=10V$ (Package limited)	$T_C = 25^\circ\text{C}$	200 A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	820 A
I_{DSM}	Continuous drain current @ $V_{GS}=10V$	$T_A = 25^\circ\text{C}$	34 A
		$T_A = 70^\circ\text{C}$	27 A
E_{AS}	Avalanche energy, single pulsed ②	306	mJ
P_D	Maximum power dissipation	$T_C = 25^\circ\text{C}$	89 W
		$T_C = 100^\circ\text{C}$	36 W
P_{DSM}	Maximum power dissipation ③	$T_A = 25^\circ\text{C}$	2.5 W
		$T_A = 70^\circ\text{C}$	1.6 W
T_{STG}, T_J	Storage and Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.4	1.7	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	50	60	$^\circ\text{C}/\text{W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T_j=25°C (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	30	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(T _j =25°C)	V _{DS} =30V, V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T _j =125°C)	V _{DS} =30V, V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.1	1.6	2.2	V
R _{DS(on)}	Drain-Source On-State Resistance ④	V _{GS} =10V, I _D =30A	--	1.1	1.4	mΩ
		(T _j =100°C)	--	1.2	--	mΩ
R _{DS(on)}	Drain-Source On-State Resistance ④	V _{GS} =4.5V, I _D =20A	--	1.6	2.1	mΩ
Dynamic Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz	3035	6070	10620	pF
C _{oss}	Output Capacitance		1480	2955	5170	pF
C _{rss}	Reverse Transfer Capacitance		220	440	775	pF
R _g	Gate Resistance	f=1MHz	0.5	3.4	5	Ω
Q _{g(10V)}	Total Gate Charge	V _{DS} =15V, I _D =30A, V _{GS} =10V	--	102	179	nC
Q _{g(4.5V)}	Total Gate Charge		--	51	89	nC
Q _{gs}	Gate-Source Charge		--	16	28	nC
Q _{gd}	Gate-Drain Charge		--	20	35	nC
Switching Characteristics						
T _{d(on)}	Turn-on Delay Time	V _{DD} =15V, I _D =30A, R _G =3Ω, V _{GS} =10V	--	9.6	--	ns
T _r	Turn-on Rise Time		--	83	--	ns
T _{d(off)}	Turn-Off Delay Time		--	109	--	ns
T _f	Turn-Off Fall Time		--	74	--	ns
Source- Drain Diode Characteristics@ T_j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =30A, V _{GS} =0V	--	0.8	1.2	V
T _{rr}	Reverse Recovery Time	I _{sd} =30A, V _{GS} =0V di/dt=100A/μs	--	81	162	ns
Q _{rr}	Reverse Recovery Charge		--	87	174	nC

NOTE: ① Single pulse; pulse width ≤ 100μs.

② Limited by T_{Jmax}, starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 35A, V_{GS} = 10V. Part not recommended for use above this value

③ The power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150°C.

④ Pulse width ≤ 380μs; duty cycle ≤ 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Typical $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. T_j




Fig5. Typical On Resistance Vs Gate-Source Voltage




Fig6. Typical On Resistance Vs Drain Current and Gate Voltage

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Typical Characteristics




Fig13 . Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms





Fig15. Switching Time Test Circuit and waveforms

Marking Information



1st line: Vergiga Code (Vs) , Vergiga Logo

2nd line: Part Number (3603GPMT)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code, code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

PDFN5x6 Package Outline Data


Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max
A	0.90	1.00	1.10
b	0.25	0.40	0.51
c	0.20	0.25	0.34
D	--	--	5.20
D1	4.80	4.90	5.10
D2	3.61	--	4.20
e	1.27 BSC		
E	5.90	6.00	6.20
E1	5.70	5.80	5.95
E2	3.34	--	3.85
H	0.41	0.61	0.75
K	1.10	--	--
L	0.41	0.61	0.75
L1	0.05	0.15	0.25
L2	--	--	0.12
θ	0°	--	13°

Notes:

- 1.Refer to JEDEC MO-240 variation AA.
- 2.Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
- 3.Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

Customer Service
Sales and Service:
sales@vgsemi.com
Vergiga Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com